A Novel Design of Low Voltage, Wilson Current Mirror based Wideband Operational Transconductance Amplifier

Kehul A. Shah¹, N.M.Devashrayee²

1(Associative Prof., Department of Electronics and Communication, SPCE, Visnagar 2 (Professor, Department of Electronics and Communication (VLSI Design), NIRMA University, Ahmedabad)

Abstract—An optimum OTA topology is done in order to optimize MOS transistor sizing.Also, the design of folded cascode OTA, which works for frequencies that lead to a base band circuit design for RF application, is based on transistor sizing methodology.

Simulation results are performed using SPICE software and BSIM3V3 model for CMOS 0.18µm process, show that the designed folded cascode OTA has a 52dB DC gain and provides a gain bandwidth product of around 400MHz.

Keywords—CMOS IC design, optimization, folded cascode OTA, gm/ID methodology, base band RF application.

I. INTRODUCTION

Microelectronic development since these 30 last years is truly spectacular. This success results mainly of a knowledge-make and a technological master of a fundamental element: the silicon. It is the base of integrated circuit design with large scale of integration. With the passing of years, the complexity of integrated circuit has continuously increased, mainly due to the rising performance of MOS transistors.

This paper is organized as follows. An optimum Architecture of the folded cascode OTA was introduced in section II and its function was analyzed to extract the circuit performances. Section III describes an approach for designing this OTA, clarifies specific design issues, and results. While section IV provides concluding remarks.

II. OPTIMUM TOPOLOGY OTA

Several fundamental issues exist when selecting an optimal architecture for the operational transconductance amplifier. This choice aimed both at large gain and large bandwidth performances. In order to achieve high gain, the differential telescopic topologies can be used. This topology cascodes both the differential pair transistors and current mirror to increase load resistance (Fig. 1) .The telescopic architecture is a better candidate for a low power consumption and low noise OTA.[3] The performance of simple OTA is limited by its input and output voltage swing. To overcome these limits of simple OTA and have an improved performance a Folded Cascode OTA is used.




Fig: 1 Telescopic OTA

Although, telescopic OTA has a limited input and output swing. In order to alleviate some of the drawbacks of telescopic operational amplifier, a folded cascode OTA based on Wilson mirror can be used.

Kehul A. Shah, N.M.Devashrayee/ International Journal of Engineering Research and
Applications (IJERA)ISSN: 2248-9622www.ijera.comVol. 1, Issue 4, pp.1338-1342

II.I. Basic configuration CMOS folded cascode OTA

The operational transconductance amplifier (OTA) is used as basic building block in many switched capacitor filters OTA is basically an op-amp without an output buffer and can only drive capacitive loads [2], [3].

An OTA is an amplifier where all nodes are low impedance except the input and output nodes. A useful feature of OTA is that its transconductance can be adjusted by the bias current. Filters made using the OTA can be tuned by changing the bias current Ibias[1]. Two practical concerns when designing an OTA for filter applications are the input signal amplitude and the parasitic input/output capacitances.

Large signals cause the OTA gain to become non-linear. The external capacitance should be large compared to the input or output parasitic of the OTA. This limits the maximum frequency of a filter built with an OTA and causes amplitude or phase errors. These errors can usually be reduced with proper selection of Ibias. The performance of simple OTA is limited by its input and output voltage swing. To overcome these limits of simple OTA and have an improved performance a Folded Cascode OTA is used.

The folded cascode OTA is shown in Fig. 2 The name "folded cascode" comes from folding down n-channel cascode active loads of a diffpair and changing the MOSFETs to p-channels. Folded cascode OTA has a differential stage consisting of PMOS transistors M9 and M10 intend to charge Wilson mirror. MOSFETs M11 and M12 provide the DC bias voltages to M5-M6-M7-M8 transistors.[5]

Apply AC input Voltage between V+ and V-, cause the diff-amplifier drain current to become gmVin. This AC differential drain current is mirrored in the cascaded MOSFETs M1 to M6.

The output Voltage of the OTA is given by:

Vout = $G_m V_{in} Ro$ The "Unity gain frequency" of the OTA	(1) . is:
$\mathbf{F}\mathbf{u} = 2\pi \mathbf{g}_{\mathrm{m9}} / \mathbf{C}_{\mathrm{L}}$	(2)
Gm is computed as Gm = 2π GBW C _L	(3)

The open-loop voltage gain is given by:

$A_{\rm V} = \{g_{\rm m9} \, g_{\rm m4} \, g_{\rm m6}\} / \, I_{\rm D}^{2} (g_{\rm m4} \lambda_{\rm N}^{2} + g_{\rm m6} \lambda_{\rm P}^{2}) \qquad (4)$

Where gm9, gm4 and gm6 are respectively the transconductances of transistors M9, M4 and M6. ID is the bias current flowing in MOSFETs M4, M6, and M9. Like, CL is the capacitance at the output node. λ_N and λ_P are the parameters related to channel length modulation respectively for NMOS and PMOS devices. Taking the complementarities between the Transistors M4 and M6 into account: $g_{m4} = g_{m6}$




Figure 2. Folded cascode OTA

III.1. Sizing algorithm

MOS transistors are either in strong inversion or in weak inversion. The design methodology based Gm/I_D characteristic, proposed by allows a unified synthesis methodology in all regions of operation the MOS transistor. We consider the relationship between the ratio of the transconductance Gm over the DC drain current I_D, and the normalized drain current I_D / (W/L) as a fundamental design relation[3]. Gm/ I_D is based on its relevance for the following reasons:

• It is strongly related to the performance of analog circuits;

• It gives an indication of the device operation Region;

• It provides a simple way to determine the Transistors dimensions.

Kehul A. Shah, N.M.Devashrayee/ International Journal of Engineering Research and
Applications (IJERA)ISSN: 2248-9622www.ijera.comVol. 1, Issue 4, pp.1338-1342

III.2. OTA design

After applying the design strategy, we obtained the parameters computed and summarized in Table 1.

W9, W10	45µm
W1, W2, W3, W4	25µm
W5, W6, W7, W8, W11, W12	2.78µm

Table 1: W for NMOS and PMOS

The designed folded cascode OTA was biased at 1.8V power supply voltage using CMOS technology of $0.18\mu m$ with the BSIM3V3 MOSFET model.




Fig 3: Gain, GBW and Phase Margin




Fig 4: I/O swing & Offset




Fig 5: Slew Rate




Fig 6: CMRR





Fig7: Noise Spectral Density Fig:8 PSSR +



Kehul A. Shah, N.M.Devashrayee/ International Journal of Engineering Research and
Applications (IJERA)ISSN: 2248-9622www.ijera.comVol. 1, Issue 4, pp.1338-1342




Fig: 9 Temperature (at 35° C and 100° C) Analysis

Specifications	Results	
Gain	52dB	
GBW	400MHz	
Phase Margin	50dB	
CMRR	136dB	
PSSR	PSSR+ 127dB	
Offset Voltage	0.02V	
I/O Swing	[1.8V/1.5V]	
Slew Rate	90V/µS	
Input Noise spectral	3.4nV/Rt	
Density		
Output Noise	4.5µV/Rt	
Spectral Density	•	
Technology	0.18 µm	
Supply Voltage	±1.8V	
Area	270µ Х 23µ	
Temperature	Offset 0.03V	
(at 100° C)	Outswing:1.6V	
Table 2: Results		

Results Summary




Fig: 10 Layouts(0.18 µm)

IV. CONCLUSION

Since the folded cascode OTA based on Wilson mirror has a limited output swing. For the folded cascode OTA using a Wilson mirror, the maximum output voltage is set lower than: Vdd+VT+2Vds,sat, so, we can use cascode mirror to compensate the fall to +2Vds,sat. This paper presents an efficient OTA design, so, the goal to reach moderate gain and large bandwidth. Tranconductance cells are relatively simple circuits which allow operating for high frequencies. Future work involve the search of low power consumption and Ultra low-supply voltage structure, an update to nano technologyprocess for RF application

REFERENCES

[1] R. Hogervorst, J. P. Tero, R. G. H. Eschauzier, and J. H.Huijsing, "A Compact Power efficient 3 V CMOS Rail-to-Rail Input/Output Operational Amplifier for VLSI cell Libraries," IEEE Journal of Solid State Circuits, Vol. 29,pp. December 1988.

[2] M. Banu, J. M. Khoury, and Y. Tsividis, "Fully Differential Operational Amplifier with Accurate Output Balancing," IEEE Journal of Solid State circuits, Vol. 23, No. 6, pp. December 1990.

[3] F. Silveira, D. Flandre et P.G.A. Jespers, "A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a SOI micropower OTA", IEEE J. of Solid State Circuits, vol. 31, n. 9, sept. 1996.

[4] J.-P. Eggermont, et al., "Design of SOI CMOS operational amplifiers for applications up to 300°C", IEEE Journal of Solid-State Circuits, vol.31, pp. 179-186, 1996.

[5] Houda Daoud, Samir Ben Salem, Sonia Zouari,Mourad Loulou, "Folded Cascode OTA Design for Wide Band Applications", Design and Test of Integrated Systems in Nanoscale Technology, 2006.

[6] R. L. Geiger and E. Sánchez-Sinencio, "Active Filter Design Using Operational Transconductance Amplifiers: A Tutorial", IEEE Circuits and Devices Magazine, Vol. 1, pp.20-32, March 1985.

[7] Mixed Signal VSLI Design by Jacob Baker